DRM database formats

Back to index

Filters: XRGB2101010 ×

Input formats

The percentages indicate the number of devices supporting the format and modifier. For instance, "50%" in the column for the "i915" driver would mean that half the known Intel devices support that format and modifier.

Modifier Format Planes Drivers
overlay primary cursor amdgpu apple i915 imx-dcss jmgpu msm nouveau rockchip simpledrm vc4 xlnx
LINEAR XRGB2101010 100% 100% 100% 100% 100% 100% 100% 100% 100% 100% 100% 100% 100% 100%
I915_X_TILED XRGB2101010 58% 53% 0% 0% 0% 100% 0% 0% 0% 0% 0% 0% 0% 0%
I915_Y_TILED XRGB2101010 41% 31% 0% 0% 0% 59% 0% 0% 0% 0% 0% 0% 0% 0%
I915_Yf_TILED XRGB2101010 30% 23% 0% 0% 0% 43% 0% 0% 0% 0% 0% 0% 0% 0%
I915_4_TILED XRGB2101010 5% 4% 0% 0% 0% 7% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S) XRGB2101010 13% 14% 0% 50% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_D) XRGB2101010 0% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 2, BANK_XOR_BITS = 0) XRGB2101010 4% 4% 0% 14% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S_X, DCC, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 2, BANK_XOR_BITS = 0, RB = 0) XRGB2101010 4% 4% 0% 14% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S_X, DCC, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, BANK_XOR_BITS = 0, RB = 0) XRGB2101010 3% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 0) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_D_X, PIPE_XOR_BITS = 4, BANK_XOR_BITS = 4) XRGB2101010 0% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 1) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 2) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 2) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 2) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 2) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 2) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, PACKERS = 2) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 3, PACKERS = 3) XRGB2101010 2% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 3) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_S_X, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 4) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX10_RBPLUS, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 4, PACKERS = 4) XRGB2101010 1% 2% 0% 6% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, PIPE_XOR_BITS = 5) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 5) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 5) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 64B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 5) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX9_64K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B, PIPE_XOR_BITS = 5) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX11, TILE = GFX11_256K_R_X, DCC, DCC_RETILE, DCC_INDEPENDENT_128B, DCC_MAX_COMPRESSED_BLOCK = 128B) XRGB2101010 1% 1% 0% 3% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, PIPE_XOR_BITS = 2, BANK_XOR_BITS = 0, RB = 1, PIPE = 2) XRGB2101010 4% 4% 0% 14% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
AMD(TILE_VERSION = GFX9, TILE = GFX9_64K_S_X, DCC, DCC_RETILE, DCC_INDEPENDENT_64B, DCC_MAX_COMPRESSED_BLOCK = 64B, DCC_CONSTANT_ENCODE, PIPE_XOR_BITS = 2, BANK_XOR_BITS = 0, RB = 1, PIPE = 2) XRGB2101010 3% 2% 0% 8% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=0, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=1, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=2, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=3, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=4, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=5, k=254, g=0, s=1, c=0) XRGB2101010 6% 5% 0% 0% 0% 0% 0% 0% 0% 32% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=0, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=1, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=2, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=3, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=4, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
NVIDIA_BLOCK_LINEAR_2D(h=5, k=6, g=2, s=1, c=0) XRGB2101010 5% 4% 0% 0% 0% 0% 0% 0% 0% 26% 0% 0% 0% 0%
QCOM_COMPRESSED XRGB2101010 1% 1% 33% 0% 0% 0% 0% 0% 100% 0% 0% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, YTR) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, SPARSE) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, YTR, SPARSE) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, YTR, SPLIT, SPARSE) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, CBR) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, YTR, CBR) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, SPARSE, CBR) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%
ARM_AFBC(BLOCK_SIZE = 16x16, YTR, SPARSE, CBR) XRGB2101010 1% 1% 0% 0% 0% 0% 0% 0% 0% 0% 100% 0% 0% 0%